Synchronous Dataflow Programming CS684: Embedded Systems Topic 2

Paritosh Pandya

Indian Institute of Technology, Bombay

February 7, 2021

- Controller defined by a single set of equations.
- Exactly one equation for every output and internal variable.
- Equations must be causal. They have deterministic behaviour.
- Each equation specifies the "reset" cycle behaviour and the non-reset cycle behaviour using the arrow operator. E.g.

 $count = (0 \rightarrow (pre(count) + 1))$

```
node display() returns (o,p:int)
let
  reset
      o = 3 \rightarrow pre(5 \rightarrow (o + 1));
  every (0 -> pre(o)) = 9;
  p = 0 \rightarrow pre(p)+2;
tel
                                                  5
                                                       6
                      3
                         5
                                    8
                                         9
                                             3
                             6
                  0
                                                            ...
                         2
                      0
                             4
                                 6
                                    8
                                        10
                                             12
                                                  14
                                                       16
                  р
                                                            . . .
```

```
node display(rst:bool) returns (o:int)
let
   reset
        o = 3 -> pre(5 -> (o + 1));
   every rst;
tel
```

- Different sets of equations are applied in different circumstances.
- Conditions which decide which set of equations are chosen are called modes.
- At a time system can be in exactly one mode.
- In each mode each output and internal variable has exactly one equation governing it.
- Each mode works as a separate clock domain with separate memory.
- The logic of mode switching has to be programmed. Finite state automata with transitions.

Examples of Multi-modal Systems



H, M, S

Digital Oscilloscope

- choice of y signal (input channel), amplification.
- choice of x signal : sine, ramp, frequency, trigger and phase.

Digital Watch

• Clock mode : outputs current time



- Stopwatch mode: outputs time since last reset. Reset on user keypress.
- Timer mode: counts down time from initial preset time on press of start button. Beeps when timer becomes 0.
- Set timer mode: sets timer based on user key press.

SS



- Data dominated Uni-modal with system of equations. Lustre, Signal, Simulink, Verilog/VHDL.
- Control dominated Finite state automata (FSM) based. State charts, Stateflow, Esterel,
- Mixed Tight integration of data-flow equations and FSM control. SCADE, Heptagon, Simulink+Stateflow.

- States are modes.
- Each state has an associated set of equations.
- Transitions specify conditions for state (i.e. mode) change.

type modes = Up | Down | Stop node counter(m: mode; i:int) returns (o:int) let switch m | Up do o = i+1 | Down do o = -2*i | Stop do o = i end $\begin{array}{c} & & & & \\ & & & & \\ & &$

tel

- Output *o* has an equation in each mode.
- System is in one mode at each clock cycle. The corresponding equation defines the output returned.

```
node display(updown:bool) returns (o:int)
let.
  switch updown
               var y:int; do y = 100 \rightarrow pre(y)+1;
  true
                               o=y
            var y:int; do y = 10 \rightarrow pre(y)-1;
    false
                               o=v
  end
tel
                         ł
        updown
                  0
                         0
                      0
                                                  0
                  10
                      9
                         8
                             100
                                  101
                                       102
                                             103
                                                  7
                                                      104
         0
```

Sharing Memory between modes: last versus pre

```
node display(updown:bool) returns (o,q:int)
var
    last z: int = 20;
   y:int;
let
  q = z;
  switch updown
| true do y = 100 \rightarrow pre(y)+1;
                        z = (last z) + 1:
                        o=v
| false do y = 10 \rightarrow pre(y)-1;
                        z = (last z) - 1;
                        o=v
```

end

tel

updown	1	1	1	0	0	0	1	1	1	1	1	0	0	0	0	
rst	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	
0	100	101	102	10	9	8	103	104	100	101	102	7	6	5	10	
q	21	22	23	22	21	20	21	22	23	24	25	24	23	22	21	

P.K. Pandya (IITB)

modes with last, pre and reset together

```
node display(updown:bool; rst:bool) returns (o,q:int)
var
     last z: int = 20; y:int;
let q = z;
switch updown
true do reset
                             y = 100 -> pre(y)+1;
z = (last z) + 1;
                              o=v
                 every rst
| false do y = 10 \rightarrow pre(y)-1;
                              z = (last z) - 1:
                              o=v
end
tel
    updown
                                  0
                                                                                    0
    rst
             0
                   0
                        0
                              0
                                  0
                                       0
                                            0
                                                 0
                                                            0
                                                                  0
                                                                       0
                                                                            0
                                                                                0
                        102
                                                      100
    0
             100
                  101
                             10
                                  9
                                       8
                                           103
                                                104
                                                           101
                                                                 102
                                                                       7
                                                                                5
                                                                                    10
                   22
                        23
                             22
                                                 22
                                                      23
                                                            24
    a
             21
                                  21
                                      20
                                           21
                                                                 25
                                                                      24
                                                                           23
                                                                                22
                                                                                    21
      P.K. Pandya (IITB)
                                  Synchronous Dataflow Programming
                                                                            February 7, 2021
                                                                                            12 / 18
```